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INTRODUCTION
Recently, the grid connected photovoltaic(PV) system is becoming more popular. The grid connected inverter is an important part in this PV system. A nonisolated inverter has advantages such as isolating transformerless and high efficiency [1] . A single-phase two-wire (1P2W) connection is used for home appliance. There is a common mode leakage current flows through the parasitic capacitor between the PV and the ground by H-bridge inverters at three-level operation. Several circuit topologies have proposed to avoid this issue as shown in Ref. [2] , [3] . For using these topologies, a common mode voltage is kept in constant at every switching state. However, some additional switches are used on these topologies. A single-phase three-wire (1P3W) connection is commonly used in Japan. Generally, a H-bridge inverter with neutral point grounded DC bus configuration is applied to eliminate the common mode current [4] , [5] . Therefore, using the 1P3W connection, the common mode current can be eliminated. In addition, a three-level line-to-line output voltage and a safety improvement due to grounded DC bus can be achieved.
On the other hand, a multi-level inverter has studied apply to three-phase grid connected systems for efficiency improvement [6] , [7] . A n-level inverter can reduce the voltage stress of a switching device to 1/(n-1) of the DC bus voltage. However, a n-level inverter requires 2(n-1) switches per leg. As a result, the cost for semiconductors and controller becomes higher. Thus, the cost reduction of the multi-level inverter is especially important for home appliance. The ANPC inverter has been proposed [8] . The ANPC requires less high frequency switching devices and the controller is simple. However, the number of the switching devices is as same as conventional multi-level inverter. Therefore, to decrease the number of the switching devices, the shared active stacked NPC (SASNPC) inverter was proposed [9] . The SASNPC inverter consists of unified clamp circuit to reduce the number of switching devices. In Ref. [9] , the SASNPC inverter is only discussed for a three-phase three-level operation. Furthermore, all of the switching devices including the high voltage (V dc ) clamp circuit are operated in carrier frequency. Therefore, the switching loss is high.
In this paper, a multi-level inverter topology with H-bridge clamp circuit for a 1P3W connection is presented. The proposed inverter requires only 12 switches at a 5-level construction. It is lesser than any other type of multi-level topologies which uses 16 switches. In addition, the proposed inverter can be expanded for 2n-1 level variations using two pair of n-level inverters. Furthermore, the H-bridge clamp circuit is operated in the grid frequency without switching losses. The features of the proposed circuit and the control strategy are described. In addition, the parameter design method is considered and verified in simulation. Finally, the conduction loss of the clamp circuit is confirmed lower than that comparing with the conventional ANPC inverter using Super-junction MOSFET or SiC MOSFET. Fig.3 (a) shows a 2n-1 level construction of the proposed inverter. The proposed inverter consists of two n-level DC side inverters and H-bridge clamp circuit. The clamp circuit is complementary to switch at the grid frequency. Thus, the switching loss is very low in the clamp circuit. to control the voltage. The charge and discharge patterns are equally generated in a single carrier period. Same output current direction in each phase is not allowed. If U phase current is positive, W phase current should be negative.
II. PROPOSED CIRCUIT

A. SASNPC and ANPC inverter
B. Proposed inverter
B. Control block diagram
Fig .5 shows the grid current controller of the proposed inverter. The output current command i u * and i w * are received from external MPPT controller. The output currents are controlled by two independent PI regulators which are connected to each phase. Then, the grid voltages v u and v w are compensated by adding the detected value after the PI regulators. The output current polarity is detected by "sign" function. For example, if U phase current is positive, the Uphase output voltage command is connected to the upper modulator. On the other hand, the W-phase output voltage command is connected to the lower modulator.
When the switching frequency is higher than the input frequency, the fundamental component of the inductor voltage is assumed to be constant during a switching cycle. The current ripple becomes the highest value at modulation ratio =0.5.
Then, the relationship between the inductor L n and the input current ripple i in can be expressed as
Eq.1 can be modified to
where V is the output voltage ripple of the inverter, t is the switching period of the inverter. The V becomes 1/8V dc at =0.5. The t becomes 1/4f s due to the phase shift modulation.
Consequently, the L n can be expressed as Table 3 shows the designed parameters which are calculated by (3) and (6). Fig 6 (a) shows the simulation result of the proposed 5-level inverter at 50Hz grid frequency. The grid voltage is 200V and the output power is 4kW. Clean sinusoidal input current waveform is obtained, and the 5-level output voltage can be observed. Fig. 6 (a) and (b) show the enlarged waveforms to verify the validity of the parameter design method shown in chapter IV. The output current ripple is in good agreement with designed value (i u =1.41A). However, the flying capacitor voltage is measured in 10.0V, which is 1.25V higher than the designed value. The reason of the variation is a phase shift of the input current depends on the output inductor. This variation causes error of (5). VI. EFFECT OF APPLYING SUPER-JUNCTION AND SIC MOSFET Fig.9 shows the on-resistance index [mW/cm 2 ] of next generation semiconductors [10] - [15] . The on-resistance of the normal Silicone devices is decreased in low voltage region. It is suitable for a low voltage multi-level inverter. On the other hand, on-resistance is drastically increased in the high voltage region. These devices are applied to clamp circuit of the proposed and ANPC inverter. The conduction loss of the clamp circuit affects significantly in efficiency. However, the superjunction MOSFET can be used at 600V or more voltage rating. It has lower on-resistance index than 300V normal Si devices. Furthermore, the on-resistance of the 600V class 4H-SiC MOSFET is close to the 300V class due to a limitation of channel resistance (R ch ) and contact resistance (R c ). As a result, conduction loss of the proposed inverter is to be less than the ANPC inverter for using the same total chip size of clamp circuit.
V. SIMULATION RESULTS
In this section, the proposed inverter is compared with a ANPC inverter. The highest efficiency in PV grid connected application can be achieved by using ANPC inverter compared with DCLP and FC [7] . The operation of the DC side low voltage inverter in the proposed inverter is exactly the same operation as the ANPC. However the clamp circuit configuration is different. Therefore, the conduction losses from the two inverters are calculated by using the same total chip size of clamp circuit. The on-resistance index is shown below. Si super-junction MOSFET (300V, 5.0mW/cm 2 , 600V, 7.9mW/cm 2 ) and SiC MOSFET (300V, 1.5mW/cm 2 , 600V, 1.7mW/cm 2 ) is used in calculation. Fig. 10(a) shows the conduction loss of clamp circuit according to the total chip size of clamp circuit using Si devices. In the case of same total chip size, the clamp circuit conduction loss of the proposed inverter is 20.7% less than ANPC. Fig. 10(b) shows the case of SiC MOSFET. The clamp circuit conduction loss of the proposed inverter is 42.6% less than ANPC.
Generally, the semiconductor cost is proportional to the semiconductor chip size. From Fig. 10(a) and (b) , it is clear that the conduction loss of the proposed inverter becomes lower than ANPC with using same total chip size of semiconductors.
VII. CONCLUSION
A multilevel inverter with H-bridge clamp circuit is proposed for single-phase three-wire utility connected applications. The proposed inverter requires only 12 controllable switches to obtain a 5-level output voltage. In the case of conventional multi-level converters with grounded neutral point of the DC-bus, 16 switches are required. The control strategy has been evaluated. Moreover, a numerical parameter design method is considered and verified by simulation. Finally, comparing to the conventional ANPC inverter, the conduction loss of the clamp circuit can be reduced by 20.7% with Super-junction MOSFET, and on the other hand, the conduction loss is reduced by 42.6% with SiC MOSFET.
In the future work, a 1kW-class experimental as shown in Fig.11 and table 4 will be conducted to further evaluate the validity of the proposed circuit.
